

1N4148W

1N4148WFL

Surface mount

Plastic Package

RoHS compliant

Package SOD-123(GW)

Package SOD-123FL



Silicon Epitaxial Planar Switching Diode





SOD123GW

Device: 1N4148W, Package: SOD-123GW, marking code: T4 Device:1N4148WFL, Package: SOD-123FL, marking code: W1

FEATURES:

SOD123FL

1. Fast Switching

2. These diodes are also available in other case style including the DO-35 case with the type designation 1N4148M, the MiniMELF case with the type designation LL4148 and the MicroMELF case type designation MCL4148.

3. This product is available in AEC-Q101 Qualified and PPAP Capable also.

Note: For AEC-Q101 qualified products, please use suffix -AQ in the part number while ordering.

Absolute Maximum Ratings $(T_A = 25^{\circ}C)$

Parameter		Symbol	Value	Unit
Peak Reverse Voltage		V_{RM}	100	V
Reverse Voltage		V_R	75	V
Average Rectified Forward Current		I _{F(AV)}	150	mA
	at t = 1s	, ,	0.5	
Non-repetitive Peak Forward Surge Current	at t = 1ms	I _{FSM}	1	Α
	at t = 1µs		4	
Power Dissipation		P_tot	400	mW
Thermal Resistance from Junction to Ambient Air	$R_{\theta JA}$	312	°C/W	
Junction Temperature	T _j	150	°C	
Storage Temperature Range		T _{stg}	-65 to +150	°C








ELECTRICAL CHARACTERISTICS at T_a = 25 $^{\circ}\mathrm{C}$

Parameter	Symbol	Test Conditions	,	Value		Unit
Parameter	Symbol	rest Conditions	Min.	Тур.	Max.	Unit
Reverse Breakdown Voltage	$V_{(BR)}$	at I _R = 1 µA	75			
		at I _F = 1 mA			0.715	
Forward Voltage		at I _F = 10 mA			0.855	V
Forward Voltage	V_{F}	at I _F = 50 mA			1.00	
		at I _F = 150 mA			1.20	
		at V _R = 75 V			1	μΑ
Peak Reverse Current	I _R	at V _R = 20 V			25	nΑ
antitoveres current	'R	at V _R =75V @T _J 150°C			50	μΑ
		at V _R =25V@T _J 150°C			30	μΑ
Total Capacitance	C _T	at $V_R = 0V$, $f = 1 MHz$			2	pF
Reverse Recovery Time	t _{rr}	at $I_F = 10 \text{mA}$, $I_R = 1 \text{mA}$, $V_R = 6 \text{V}$, $R_L = 100 \Omega$			4	nS

TEST CIRCUIT AND DIAGRAMS

Rectification Efficiency Measurement Circuit









TYPICAL CHARACTERISTICS CURVES

Fig 1: Forward Characteristics




Fig 3: Dynamic Forward Resistance Versus Forward Current




Fig 2: Admissible Power Dissipation Versus Ambient Temperature





Fig 4: Relative Capacitance Versus Reverse Voltage









TYPICAL CHARACTERISTICS CURVES

Fig 5: Leakage Current Versus Junction Temperature





Fig 6: Admissible Repetitive peak Forward Current Versus Pulse Duration For Condition,see Footnote in Table Absolute Maximum Ratings










Package Details


Package SOD123FL





DIM	Min	Max
Α	1.55	1.65
В	0.50	0.60
C	3.70	3.90
D	2.60	2.70

DIM	Min	Max
E	1.05	1.15
F	0.127	0.135
G	5	0




Cathode is marked by a Band

Packaging Specifications

T & A: Tape and Ammo Pack: T & R: Tape and Reel: Bulk: Loose in Poly Bags: Tube: Tube and Carton: K: 1,000

Package / Case Type	Packaging Type	Std. Packing		Inner Carton			Outer Carton	
		Oty	Qty	Size L x W x H	Gross Weight	Oty	Size L x W x H	Gross Weight
				(cm)	(Kg)		(cm)	(Kg)
SOD-123FL	T&R	3,000	24K	18.5 x 18.5 x 10.5	1.0	120K	54.5 x 20.2 x 20.2	4.8

Packaging Tape Specifications for SMD Packages



SMD Tape Specifications (8-12 mm)

Device	D1	D2	D3	Ti	T2	T3	T4	S1	S2	53
						Max	Max			Dia
	mm	mm	mm	mm	mm	mm	mm	mm	mm	mm


All Dimensions are in mm







Reel Specifications for SMD Packages



Reel Specifications


Package	Tape	Reel Dia.	Devices	Inside	Reel
	Width		per Reel	Thickness	Thickness
		A - Max	and MOQ	w	T - Max
SOD-123FL	8	180	3,000	8.4±2	14.4








Reflow soldering footprint for SOD123 FL



Wave soldering footprint for SOD123 FL










Package Details

Package SOD123GW






SYMBOL	MIN(mm)	MAX(mm)	
Α	1.050	1.250	
A1	0.000	0.100	
A2	0.050	1.150	
b	0.450	0.650	
С	0.080	0.150	
D	0.500	1.700	
E	2.600	2.800	
E1	3.550	3.850	
L	0.500 REF		
L1	0.250	0.45	
θ	0°	8°	



All Dimensions are in mm

Recommended PCB pad layout



Center distance:	3.24
Foot width:	0.55
Pad width:	1.00
Foot length:	0.50
Pad length:	0.80

General Instructions:

1. Plastic package size: 2.70 X 1.60 sq. mm

2. General tolerances are: ±0.05mm








An IATF 16949, ISO9001 and ISO 14001/ISO 45001 Certified Company


Recommended Reflow Solder Profiles

The recommended reflow solder profiles for Pb and Pb-free devices are shown below.

Figure 1 shows the recommended solder profile for devices that have Pb-free terminal plating, and where a Pb-free solder is used.

Figure 2 shows the recommended solder profile for devices with Pb-free terminal plating used with leaded solder, or for devices with leaded terminal plating used with a leaded solder.





Reflow profiles in tabular form

	P	
Profile Feature	Sn-Pb System	Pb-Free System
Average Ramp-Up Rate	~3°C/second	~3°C/second
Preheat – Temperature Range – Time	150-170°C 60-180 seconds	150-200°C 60-180 seconds
Time maintained above: – Temperature – Tim	200°C 30-50 seconds	217°C 60-150 seconds
Peak Temperature	235°C	260°C max.
Time within +0 -5°C of actual Peak	10 seconds	40 seconds
Ramp-Down Rate	3°C/second max.	6°C/second max.









, ,

Recommended Wave Solder Profiles

The Recommended solder Profile For Devices with Pb-free terminal plating where a Pb-free solder is used

The Recommended solder Profile For Devices with Pbfree terminal plating used with leaded solder, or for devices with leaded terminal plating used with leaded solder





Wave Profiles in Tabular Form

Profile Feature	Sn-Pb System	Pb-free System
Average Ramp-Up Rate	~200°C/second	~200°C/second
Heating rate during preheat	Typical 1-2, Max 4°C/sec	Typical 1-2, Max 4°C/Sec
Final preheat Temperature	Within 125°C of Solder Temp	Within 125°C of Solder Temp
Peak Temperature	235°C	260°C max.
Time within +0 -5°C of actual Peak	10 seconds	10 seconds
Ramp-Down Rate	5°C/second max.	5°C/second max.





Recommended Product Storage Environment for Discrete Semiconductor Devices

This storage environment assumes that the Diodes and transistors are packed properly inside the original packing supplied by CDIL.

- · Temperature 5 °C to 30 °C
- · Humidity between 40 to 70 %RH
- · Air should be clean.
- · Avoid harmful gas or dust.
- · Avoid outdoor exposure or storage in areas subject to rain or water spraying .
- · Avoid storage in areas subject to corrosive gas or dust. Product shall not be stored in areas exposed to direct sunlight.
- · Avoid rapid change of temperature.
- · Avoid condensation.
- · Mechanical stress such as vibration and impact shall be avoided.
- · The product shall not be placed directly on the floor.
- The product shall be stored on a plane area. They should not be turned upside down. They should not be placed against the wall.

Shelf Life of CDIL Products

The shelf life of products is the period from product manufacture to shipment to customers. The product can be unconditionally shipped within this period. The period is defined as 2 years.

If products are stored longer than the shelf life of 2 years the products shall be subjected to quality check as per CDIL quality procedure.

The products are further warranted for another one year after the date of shipment subject to the above conditions in CDIL original packing.

Floor Life of CDIL Products and MSL Level

When the products are opened from the original packing, the floor life will start.

For this, the following JEDEC table may be referred:

	JEDEC MSL Level			
Level	Time	Condition		
1	Unlimited	≤30 °C / 85% RH		
2	1 Year	≤30 °C / 60% RH		
2a	4 Weeks	≤30 °C / 60% RH		
3	168 Hours	≤30 °C / 60% RH		
4	72 Hours	≤30 °C / 60% RH		
5	48 Hours	≤30 °C / 60% RH		
5a	24 Hours	≤30 °C / 60% RH		
6	Time on Label(TOL)	≤30 °C / 60% RH		







Customer Notes

Component Disposal Instructions

- 1. CDIL Semiconductor Devices are RoHS compliant, customers are requested to please dispose as per prevailing Environmental Legislation of their Country.
- 2. In Europe, please dispose as per EU Directive 2002/96/EC on Waste Electrical and Electronic Equipment (WEEE).

Disclaimer

The product information and the selection guides facilitate selection of the CDIL's Semiconductor Device(s) best suited for application in your product(s) as per your requirement. It is recommended that you completely review our Data Sheet(s) so as to confirm that the Device(s) meet functionality parameters for your application. The information furnished in the Data Sheet and on the CDIL Web Site/CD are believed to be accurate and reliable. CDIL however, does not assume responsibility for inaccuracies or incomplete information. Furthermore, CDIL does not assume liability whatsoever, arising out of the application or use of any CDIL product; neither does it convey any license under its patent rights nor rights of others. These products are not designed for use in life saving/support appliances or systems. CDIL customers selling these products (either as individual Semiconductor Devices or incorporated in their end products), in any life saving/support appliances or systems or applications do so at their own risk and CDIL will not be responsible for any damages resulting from such sale(s).



Continental Device India Pvt. Limited

C-120 Naraina Industrial Area, New Delhi 110 028, India.

Telephone +91-11-2579 6150, 4141 1112 Fax +91-11-2579 5290, 4141 1119

email@cdil.com www.cdil.com

CIN No. U32109DL1964PTC004291