



500mW Schottky Barrier Diode

100V, 350mA

BAT46W



SOD-123GW Plastic Package RoHS compliant

SOD-123 GW

MARKING: S9

FEATURES:

- 1. High Current Capability
- 2. Low Forward Voltage Drop

ABSOLUTE MAXIMUM RATINGS (Ta = 25 °C Unless otherwise specified)

PARAMETER	SYMBOL	VALUE	UNIT
Maximum repetitive peak reverse voltage	V_{RRM}	100	V
Maximum average forward rectified current	I _{FM}	350	mA
Peak forward surge current 8.3 ms single half	I _{FSM}	750	mA
Typical thermal resistance	$R_{\theta JA}$	200	°C/W
Power Dissipation	P_{D}	500	mW
Junction temperature	T _j	125	°C
Storage temperature range	T _{STG}	-55 to +150	°C

ELECTRICAL CHARACTERISTICS at (Ta = 25 °C Unless otherwise specified)

DADAMETED	SYMBOL TEST CONDITION	VALUE			UNIT	
PARAMETER	STWIBUL	TEST CONDITION	MIN	TYP	MAX	UNII
	V_{F1}	$I_F = 0.1 \text{mA}$			250	
Maximum forward voltage	V_{F2}	I _F = 10mA			450	mV
	V_{F3}	I _F = 250mA			1000	
Maximum reverse breakdown voltage	V_R	I _R =100uA	100			٧
Maximum reverse current		V _{R1} =1.5V			0.3	
	I _R	V _{R2} =10V			0.5	
		V _{R3} =50V			1.0	μA
		V _{R4} =75V			2.0	
Type junction capacitance		$V_R = 0V, f = 1MHz$		20		ηE
	C_{T}	$V_{R} = 1.0V, f = 1MHz$		12		pF









Recommended Reflow Solder Profiles

The recommended reflow solder profiles for Pb and Pb-free devices are shown below.

Figure 1 shows the recommended solder profile for devices that have Pb-free terminal plating, and where a Pb-free solder is used.

Figure 2 shows the recommended solder profile for devices with Pb-free terminal plating used with leaded solder, or for devices with leaded terminal plating used with a leaded solder.





Reflow profiles in tabular form

Profile Feature	Sn-Pb System	Pb-Free System
Average Ramp-Up Rate	~3°C/second	~3°C/second
Preheat - Temperature Range - Time	150-170°C 60-180 seconds	150-200°C 60-180 seconds
Time maintained above: – Temperature – Time	200°C 30-50 seconds	217°C 60-150 seconds
Peak Temperature	235°C	260°C max.
Time within +0 -5°C of actual Peak	10 seconds	40 seconds
Ramp-Down Rate	3°C/second max.	6°C/second max.









Recommended Wave Solder Profiles

The Recommended solder Profile For Devices with Pb-free terminal plating where a Pb-free solder is used



The Recommended solder Profile For Devices with Pb-free terminal plating used with leaded solder, or for devices with leaded terminal plating used with leaded solder



Wave Profiles in Tabular Form

Profile Feature	Sn-Pb System	Pb-Free System	
Average Ramp-Up Rate	~200°C/second	~200°C/second	
Heating rate during preheat	Typical 1-2, Max 4°C/sec	Typical 1-2, Max 4°C/Sec	
Final preheat Temperature	Within 125°C of Solder Temp	Within 125°C of Solder Temp	
Peak Temperature	235°C	260°C max.	
Time within +0 -5°C of actual Peak	10 seconds	10 seconds	
Ramp-Down Rate	5°C/second max.	5°C/second max	





TYPICAL CHARACTERISTICS CURVES

Fig 1: Forward Characteristics




Fig 2: Capacitance Characteristics




Fig 3: Reverse Characteristics





Fig 4: Power Derating Curve





Continental Device India Pvt. Limited


An IATF 16949, ISO9001 and ISO 14001 Certified Company






PACKAGE DETAILS

SOD-123GW Plastic Package





SYMBOL	DIMENSIONS			
STWIBOL	MIN.	MAX.		
Α	1.050	1.250		
A1	0.000	0.100		
A2	1.050	1.150		
b	0.450	0.650		
С	0.080	0.150		
D	1.500	1.700		
E	2.600	2.800		
E1	3.550	3.850		
L	0.500 REF			
L1	0.250	0.45		
θ	0°	8°		

AP AP


All Dimension are in mm

Mechanical Data

SOD-123 Small Outline Plastic Package **Polarity:** Color band denotes cathode end

Epoxy UL: 94V-0 **Mounting Position**: Any

Recommended PCB pad layout



Center distance:	3.24
Foot width:	0.55
Pad width:	1.00
Foot length:	0.50
Pad length:	0.80

General Instructions:

1. Plastic package size: 2.70 X 1.60 sq. mm

2. General tolerances are: ±0.05mm

3. All dimensions are in mm







Recommended Product Storage Environment for Discrete Semiconductor Devices

This storage environment assumes that the Diodes and transistors are packed properly inside the original packing supplied by CDIL.

- Temperature 5 °C to 30 °C
- · Humidity between 40 to 70 %RH
- · Air should be clean.
- · Avoid harmful gas or dust.
- · Avoid outdoor exposure or storage in areas subject to rain or water spraying .
- · Avoid storage in areas subject to corrosive gas or dust. Product shall not be stored in areas exposed to direct sunlight.
- · Avoid rapid change of temperature.
- · Avoid condensation.
- · Mechanical stress such as vibration and impact shall be avoided.
- · The product shall not be placed directly on the floor.
- · The product shall be stored on a plane area. They should not be turned upside down. They should not be placed against the wall.

Shelf Life of CDIL Products

The shelf life of products is the period from product manufacture to shipment to customers. The product can be unconditionally shipped within this period. The period is defined as 2 years.

If products are stored longer than the shelf life of 2 years the products shall be subjected to quality check as per CDIL quality procedure.

The products are further warranted for another one year after the date of shipment subject to the above conditions in CDIL original packing.

Floor Life of CDIL Products and MSL Level

When the products are opened from the original packing, the floor life will start.

For this, the following JEDEC table may be referred:

JEDEC MSL Level			
Level	Time	Condition	
1	Unlimited	≤30 °C / 85% RH	
2	1 Year	≤30 °C / 60% RH	
2a	4 Weeks	≤30 °C / 60% RH	
3	168 Hours	≤30 °C / 60% RH	
4	72 Hours	≤30 °C / 60% RH	
5	48 Hours	≤30 °C / 60% RH	
5a	24 Hours	≤30 °C / 60% RH	
6	Time on Label(TOL)	≤30 °C / 60% RH	







Customer Notes

Component Disposal Instructions

- 1. CDIL Semiconductor Devices are RoHS compliant, customers are requested to please dispose as per prevailing Environmental Legislation of their Country.
- 2. In Europe, please dispose as per EU Directive 2002/96/EC on Waste Electrical and Electronic Equipment (WEEE).

Disclaimer

The product information and the selection guides facilitate selection of the CDIL's Semiconductor Device(s) best suited for application in your product(s) as per your requirement. It is recommended that you completely review our Data Sheet(s) so as to confirm that the Device(s) meet functionality parameters for your application. The information furnished in the Data Sheet and on the CDIL Web Site/CD are believed to be accurate and reliable. CDIL however, does not assume responsibility for inaccuracies or incomplete information. Furthermore, CDIL does not assume liability whatsoever, arising out of the application or use of any CDIL product; neither does it convey any license under its patent rights nor rights of others. These products are not designed for use in life saving/support appliances or systems. CDIL customers selling these products (either as individual Semiconductor Devices or incorporated in their end products), in any life saving/support appliances or systems or applications do so at their own risk and CDIL will not be responsible for any damages resulting from such sale(s).

CDIL strives for continuous improvement and reserves the right to change the specifications of its products without prior notice.



CDIL is a registered trademark of

Continental Device India Pvt. Limited

C-120 Naraina Industrial Area, New Delhi 110 028, India.
Telephone +91-11-2579 6150, 4141 1112 Fax +91-11-2579 5290, 4141 1119
email@cdil.com www.cdil.com

CIN No. U32109DL1964PTC004291