




N-Channel POWER MOSFET

CD4132





TO-220 Leaded Plastic Package RoHS compliant

TO-220

FEATURES:

- 1. Best in Class Performance for UPS/Inverter Applications
- 2. Very Low $R_{DS(on)}$ at 4.5V V_{GS}
- 3. Ultra-Low Gate Impedance
- 4. Fully Characterized Avalanche Voltage and Current
- 5. Lead-Free, RoHS Compliant

V _{DSS}	30	V
R _{DS(on)} max		
$(@V_{GS} = 10V)$	3.5	mΩ
$(@V_{GS} = 4.5V)$	4.5	
Q _g (typical)	36	nC
I _{D (Silicon Limited)}	150 ⁴	۸
D (Package Limited)	78	А

APPLICATION:

- 1. Optimized for UPS/Inverter Applications
- 2. Low Voltage Power Tools

ABSOLUTE MAXIMUM RATINGS (Ta = 25 °C Unless otherwise specified)

PARAMETERS	SYMBOL	VALUE	UNIT
Drain-to-Source Voltage	V_{DS}	30	V
Gate-to-Source Voltage	V_{GS}	±20	V
Continuous Drain Current, V _{GS} @ 10V (Silicon Limited) @ T _C = 25°C	I _D	150 ⁴	
Continuous Drain Current, V _{GS} @ 10V (Silicon Limited) @ T _C = 100°C	I _D	100	
Continuous Drain Current, V _{GS} @ 10V (Package Limited) @ T _C = 25°C	I_{D}	78	Α
Pulsed Drain Current ¹	I _{DM}	620	
Maximum Power Dissipation ⁶ @T _C = 25°C	P_{D}	140	W
Maximum Power Dissipation ⁶ @T _C = 100°C	P_{D}	68	W
Linear Derating Factor		0.90	W/°C
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 to +175	°C
Soldering Temperature, for 10 seconds (1.6mm from case)		300	
Mounting Torque, 6-32 or M3 Screw		10 lbf·in (1.1 N·m)	

THERMAL RESISTANCE

PARAMETER	SYMBOL	TYP	MAX	UNIT
Junction-to-Case ⁶	$R_{ ext{ heta}JC}$		1.11	
Case-to-Sink, Flat Greased Surface	$R_{ heta CS}$	0.50		°C/W
Junction-to-Ambient ⁵	$R_{\scriptscriptstyle{ hetaJA}}$		62	



Continental Device India Pvt. Limited





An IATF 16949, ISO9001 and ISO 14001/ISO 45001 Certified Company

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC CHARACTERISTICS						
Drain-to-Source Breakdown Voltage	BV_{DSS}	$V_{GS} = 0V, I_{D} = 250\mu A$	30			V
Breakdown Voltage Temp. Coefficient	$\Delta BV_{DSS}/\Delta T_{J}$	Reference to 25°C, $I_D = 1$ mA 1		17		mV/°C
Static Drain-to-Source On-Resistance	R _{DS(on)}	$V_{GS} = 10V, I_D = 40A^3$		2.5	3.5	mΩ
		$V_{GS} = 4.5V, I_D = 32A^3$	4.25	3.5	4.5 2.35	V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_{D} = 100 \mu A$	1.35	1.8		
Gate Threshold Voltage Coefficient	$\Delta V_{GS(th)} / \Delta T_{J}$			-7.7		mV/°C
Drain-to-Source Leakage Current	I _{DSS}	$V_{DS} = 24V, V_{GS} = 0V$ $V_{DS} = 24V, V_{GS} = 0V, T_{J} = 125^{\circ}C$			1.0	μΑ
Gate-to-Source Forward Leakage	_	$V_{GS} = 20V$			100	
Gate-to-Source Reverse Leakage	I_GSS	$V_{GS} = -20V$			-100	nA
Forward Transconductance	g_{fs}	$V_{DS} = 15V, I_{D} = 32A$	190			S
Total Gate Charge	Q_g			36	54	
Pre-Vth Gate-to-Source Charge	Q_{gs1}	\		9.1		
Post-Vth Gate-to-Source Charge	Q_{gs2}	$V_{DS} = 15V$		4.2		
Gate-to-Drain Charge	Q_{gd}	$V_{GS} = 4.5V$ $I_D = 32A$		13		nC
Gate Charge Overdrive	Q_godr			13		
Switch Charge (Qgs2 + Qgd)	Q_sw			17.2		
Output Charge	Q_{oss}	$V_{DS} = 16V, V_{GS} = 0V$		21		nC
Gate Resistance	R_{G}			0.85	1.5	Ω
Turn-On Delay Time	$t_{d(on)}$	V _{DD} = 15V		23	-	
Rise Time	t_r	$I_D = 32A$		92	1	ns
Turn-Off Delay Time	$t_{d(off)}$	$R_G = 1.8\Omega$		25	-	113
Fall Time	t _f	$V_{GS} = 4.5V^3$		36		
Input Capacitance	C_{iss}	$V_{GS} = 0V$		5110		
Output Capacitance	C_{oss}	V _{DS} = 15V		960		pF
Reverse Transfer Capacitance	C_{rss}	f = 1.0MHz		440		
Avalanche Characteristics						
Single Pulse Avalanche Energy ²	E _{AS} (Thermally limited)	310				mJ
Single Pulse Avalanche Energy Tested Value ⁷	E _{AS} (tested)	900				
Avalanche Current ¹	I _{AR}	32		Α		
Repetitive Avalanche Energy ¹	E_{AR}	14				mJ



Continental Device India Pvt. Limited





An IATF 16949, ISO9001 and ISO 14001/ISO 45001 Certified Company

ELECTRICAL CHARACTERISTICS at (Ta = 25 °C Unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Diode Characteristics	Diode Characteristics					
Continuous Source Current (Body Diode)	I _S	MOSFET symbol showing the integral reverse p-n junction			150 ⁴	А
Pulsed Source Current (Body Diode)	I _{SM}	diode.		-	620	
Diode Forward Voltage	V_{SD}	$T_J = 25^{\circ}C, I_S = 32A, V_{GS} = 0V^{1}$	1		1.0	V
Reverse Recovery Time	t _{rr}	$T_J = 25^{\circ}C I_F = 32A , V_{DD} = 15V$	-	29	44	ns
Reverse Recovery Charge	Q_{rr}	di/dt = 200A/µs ³	-	49	74	nC

Note:


- 1. Repetitive rating; pulse width limited by max. junction temperature.
- 2. Limited by T_{Jmax} , starting T_J = 25°C, L = 0.61mH, R_G = 25 Ω , I_{AS} = 32A.
- 3. Pulse width $\leq 400 \mu s$; duty cycle $\leq 2\%$
- 4. Calculated continuous current based on maximum allowable junction temperature. Package limitation current is 78A
- 5. When mounted on 1" square PCB (FR-4 or G-10 Material).
- 6. $R\theta$ is measured at $T_{J \text{ approximately } 90^{\circ}\text{C.}}$
- 7. Starting $T_J = 25$ °C, L=0.50mH, RG = 25 Ω , $I_{AS} = 60$ A, $V_{DD} = 25$ V. (Statistical Limit)






TEST CIRCUIT AND DIAGRAMS


Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET Power MOSFETs






* V_{GS} = 5V for Logic Level Devices


Unclamped Inductive Test Circuit



Switching Time Test Circuit




Gate Charge Test Circuit




CD4132 Rev0_07072023EM


Unclamped Inductive Waveforms



Switching Time Waveforms




Gate Charge Waveform



0.1

Continental Device India Pvt. Limited



10

100





TYPICAL CHARACTERISTICS CURVES

Fig 1: Typical Output Characteristics

TOP 10V
9.0V
7.0V
4.0V
4.0V
3.5V
80TTOM 3.0V

S60µs PULSE WIDTH
T] = 25°C

Fig 2: Typical Transfer Characteristics

V_{DS}, Drain-to-Source Voltage (V)





Fig 3: Typical Capacitance vs. Drain-to-Source Voltage



CD4132 Rev0_07072023EM

Fig 4: Typical Output Characteristics




Fig 5: Normalized On-Resistance vs. Temperature





Fig 6: Typical Gate Charge vs. Gate-to-Source Voltage







TYPICAL CHARACTERISTICS CURVES

Fig 7: Typical Source-Drain Diode Forward Voltage




Fig 8: Maximum Drain Current vs. Case Temp




Fig 9: Typical On-Resistance vs. Gate Voltage




Fig 10: Maximum Safe Operating Area




Fig 11: Threshold Voltage vs. Temp





Fig 12: Maximum Avalanche Energy vs. Drain Current










TYPICAL CHARACTERISTICS CURVES

Fig 13: Maximum Effective Transient Thermal Impedance, Junction-to-Case










PACKAGE DETAILS

TO-220 Package Outline and Dimension



DIM	MIN	MAX
Α	14.42	16.51
В	9.63	10.67
С	3.56	4.83
D		0.90
E	1.15	1.40
F	3.75	3.88
G	2.29	2.79
Н	2.54	3.43
J		0.56
K	12.70	14.73
L	2.80	4.07
М	2.03	2.92
N		31.24
0	•	7°

All Dimensions are in mm

Pin Configurations

- 1. Gate
- 2. Drain
- 3. Source











Recommended Reflow Solder Profiles

The recommended reflow solder profiles for Pb and Pb-free devices are shown below.

Figure 1 shows the recommended solder profile for devices that have Pb-free terminal plating, and where a Pb-free solder is used.

Figure 2 shows the recommended solder profile for devices with Pb-free terminal plating used with leaded solder, or for devices with leaded terminal plating used with a leaded solder.

Figure 1





Figure 2



Reflow profiles in tabular form

Profile Feature	Sn-Pb System	Pb-Free System
Average Ramp-Up Rate	~3°C/second	~3°C/second
Preheat - Temperature Range - Time	150-170°C 60-180 seconds	150-200°C 60-180 seconds
Time maintained above: – Temperature – Time	200°C 30-50 seconds	217°C 60-150 seconds
Peak Temperature	235°C	260°C max.
Time within +0 -5°C of actual Peak	10 seconds	40 seconds
Ramp-Down Rate	3°C/second max.	6°C/second max.









An IATF 16949, ISO9001 and ISO 14001/ISO 45001 Certified Company

Recommended Wave Solder Profiles

The Recommended solder Profile For Devices with Pb-free terminal plating where a Pb-free solder is used



The Recommended solder Profile For Devices with Pb-free terminal plating used with leaded solder, or for devices with leaded terminal plating used with leaded solder



Wave Profiles in Tabular Form

Profile Feature	Sn-Pb System	Pb-Free System
Average Ramp-Up Rate	~200°C/second	~200°C/second
Heating rate during preheat	Typical 1-2, Max 4°C/sec	Typical 1-2, Max 4°C/Sec
Final preheat Temperature	Within 125°C of Solder Temp	Within 125°C of Solder Temp
Peak Temperature	235°C	260°C max.
Time within +0 -5°C of actual Peak	10 seconds	10 seconds
Ramp-Down Rate	5°C/second max.	5°C/second max







Recommended Product Storage Environment for Discrete Semiconductor Devices

This storage environment assumes that the Diodes and transistors are packed properly inside the original packing supplied by CDIL.

- · Temperature 5 °C to 30 °C
- · Humidity between 40 to 70 %RH
- · Air should be clean.
- · Avoid harmful gas or dust.
- · Avoid outdoor exposure or storage in areas subject to rain or water spraying .
- · Avoid storage in areas subject to corrosive gas or dust. Product shall not be stored in areas exposed to direct sunlight.
- · Avoid rapid change of temperature.
- · Avoid condensation.
- · Mechanical stress such as vibration and impact shall be avoided.
- · The product shall not be placed directly on the floor.
- The product shall be stored on a plane area. They should not be turned upside down. They should not be placed against the wall.

Shelf Life of CDIL Products

The shelf life of products is the period from product manufacture to shipment to customers. The product can

Floor Life of CDIL Products and MSL Level

When the products are opened from the original packing, the floor life will start.

For this, the following JEDEC table may be referred:

JEDEC MSL Level			
Level	Time	Condition	
1	Unlimited	≤30 °C / 85% RH	
2	1 Year	≤30 °C / 60% RH	
2a	4 Weeks	≤30 °C / 60% RH	
3	168 Hours	≤30 °C / 60% RH	
4	72 Hours	≤30 °C / 60% RH	
5	48 Hours	≤30 °C / 60% RH	
5a	24 Hours	≤30 °C / 60% RH	
6	Time on Label(TOL)	≤30 °C / 60% RH	







Customer Notes

Component Disposal Instructions

- 1. CDIL Semiconductor Devices are RoHS compliant, customers are requested to please dispose as per prevailing Environmental Legislation of their Country.
- 2. In Europe, please dispose as per EU Directive 2002/96/EC on Waste Electrical and Electronic Equipment (WEEE).

Disclaimer

The product information and the selection guides facilitate selection of the CDIL's Semiconductor Device(s) best suited for application in your product(s) as per your requirement. It is recommended that you completely review our Data Sheet(s) so as to confirm that the Device(s) meet functionality parameters for your application. The information furnished in the Data Sheet and on the CDIL Web Site/CD are believed to be accurate and reliable. CDIL however, does not assume responsibility for inaccuracies or incomplete information. Furthermore, CDIL does not assume liability whatsoever, arising out of the application or use of any CDIL product; neither does it convey any license under its patent rights nor rights of others. These products are not designed for use in life saving/support appliances or systems. CDIL customers selling these products (either as individual Semiconductor Devices or incorporated in their end products), in any life saving/support appliances or systems or applications do so at their own risk and CDIL will not be responsible for any damages resulting from such sale(s).

CDIL strives for continuous improvement and reserves the right to change the specifications of its products without prior notice.



CDIL is a registered trademark of

Continental Device India Pvt. Limited

C-120 Naraina Industrial Area, New Delhi 110 028, India.

Telephone +91-11-2579 6150, 4141 1112 Fax +91-11-2579 5290, 4141 1119

email@cdil.com www.cdil.com

CIN No. U32109DL1964PTC004291