







8A TRIACS





CST08K

TO-252 (DPAK)

Surface Mount Plastic Package

RoHS Compliant

DESCRIPTIPN:

With high ability to withstand the shock loading of large current, CST08K series TRIACs provide high dv/dt rate strong resistance to electromagnetic interface. With high commutation performances, 3 quadrants productes especially recommended for use on inductive load.

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Repetitive Peak Off-state Voltage (T _J =25°C)	V_{DRM}	600 / 800	V
Repetitive Peak Reverse Voltage (T _J =25°C)	V _{RRM}	600 / 800	V
Non Repetitive Surge Peak Off-state Voltage	V_{DSM}	V _{DRM} + 100	V
Non Repetitive Peak Reverse Voltage	V_{RSM}	V _{RRM} + 100	V
RMS On - State Current (T _C = 107°C)	I _{T(RMS)}	8	А
Non Repetitive Surge Peak On-State Current (full cycle, f=50Hz)	I _{TSM}	80	А
I ² t Value for Fusing (tp = 10ms)	l ² t	32	A ² s
Critical Rate of Rise of On - State Current (I _G = 2 X I _{GT})	dl/dt	50	A/μs
Peak gate current	I _{GM}	4	А
Average Gate Power Dissipation	P _{G(AV)}	1	W
Peak Gate Power	P _{GM}	5	W
Storage Junction Temperature Range	T _{stg}	-40 to 150	°C
Operating Junction Temperature Range	Tj	-40 to 125	°C



TÜV MANAGEMENT SERVICE



Continental Device India Pvt. Limited An ISO/TS 16949, ISO 9001 and ISO 14001 Certified Company

ELECTRICAL CHARACTERISTICS ($T_j = 25C$ unless otherwise specified)

3 Quadrants

PARAMETER	QUADRA TEST	TEST	. SYMBOL	VALUE				LINIT
FARAIVIETER	NT CONDITION		STWIBOL	TW	SW	CW	BW	UNIT
Gate Trigger Current	I - II - III	$V_D = 12V$,	l _{GT}	<5	<10	<35	<50	mA
Gate Trigger Voltage	I - II - III	$R_L = 33\Omega$	V _{GT}	<1.5				V
Non Trigger Gate Voltage	1 - 11 - 111	$V_D = V_{DRM},$ $R_L = 3.3 K \Omega,$ $T_j = 125 ^{\circ} C$	V_{GD}	>0.2		V		
Latching Current	I -		ΙL	<20 <25	<25 <35	<50 <70	<70 <90	mA
Holding Current	I _{TM} = 100mA		lн	<15	<20	<40	<60	mA
Critical Rate of Rise of On - State Voltage	$V_D = 2/3V_{DRM}$, Gate Open, $T_j = 125$ °C		dV/dt	>50	>200	>500	>1000	V/ μs

4 Quadrants

PARAMETER	QUADRA	TEST	SYMBOL	VA	1		
	NT	NT CONDITION		С	В	UNIT	
Cata Trigger Current	I - II - III	\/ 40\/	L	<25	<50	A	
Gate Trigger Current	IV	$V_D = 12V$,	I _{GT}	<50	<70	mA	
Gate Trigger Voltage	ALL	$R_L = 33\Omega$	V_{GT}	<1.5		V	
Non Trigger Gate Voltage	ALL	$V_D = V_{DRM},$ $R_L = 3.3 K\Omega,$ $T_j = 125 ^{\circ}C$	V_{GD}	>0.2		V	
Latching Current	I - III - IV	lo = 1.2 loz	; = 1.2 l _{GT} l _L	<50	<70	mA	
Latering Garrent	II	- i i. 2 i. j		<70	<90	, \	
Holding Current		$I_{TM} = 200 \text{mA}$	lΗ	<40	<60	mA	
Critical Rate of Rise of On - State Voltage	$V_D = 2/3V_{DRM}$, Gate Open, $T_j = 125$ °C		dV/dt	>200	>500	V/ μs	

STATIC CHARACTERISTICS

PARAMETER	TEST CONDITION		SYMBOL	VALUE	UNIT
Peak On-State Voltage	I _{TM} = 11A, tp = 380μs	$T_J = 25^{\circ}C$	V_{TM}	1.5	V
Peak Repetitive Forward /	$V_D = V_{DRM}, V_R = V_{RRM},$	T _J = 25°C	I _{DRM}	5	μΑ
Reverse Blocking Current	$V_D = V_{DRM}, V_R = V_{RRM},$	T _J = 125°C	I _{RRM}	1	mΑ

THERMAL RESISTANCES

PARAMETER	SYMBOL	VALUE	UNIT
Thermal Resistance, Junction to Case (AC)	RthJ-C	2.1	°C/W







TYPICAL CHARACTERISTICS CURVES

FIG.1 Maximum power dissipation versus RMS on-state current




FIG.3: Surge peak on-state current versus number of cycles




FIG.5: Non-repetitive surge peak on-state current for a sinusoidal pulse with width tp<20ms, and corresponging value of I²t (dI/dt < 50A/μs)




FIG.2: RMS on-state current versus case temperature




FIG.4: On-state characteristics (maximum values)






FIG.6: Relative variations of gate trigger current, holding current and latching current versus junction temperature







TO-252 (DPAK) PACKAGE OUTLINE AND DIMENSION



Ref.	Dimensions							
	Millimeters			Inches				
	Min.	Тур.	Max.	Min.	Тур.	Max.		
Α	2.20		2.40	0.086		0.095		
A2	0.03		0.23	0.001		0.009		
В	0.55		0.65	0.022		0.026		
B2	5.10		5.40	0.200		0.213		
С	0.45		0.62	0.018		0.024		
C2	0.48		0.62	0.019		0.024		
D	6.00		6.20	0.236	30	0.244		
E	6.40		6.70	0.252	816	0.264		
G	4.40		4.70	0.173	87 Si	0.185		
Н	9.35		10.6	0.368	Se	0.417		
L1	1.30		1.70	0.051		0.067		
L2	1.37		1.50	0.054		0.059		
V1		4°			4°			
V2	0°		8°	0°		8°		

CST08K_ Rev0_25012017E





Disclaimer

The product information and the selection guides facilitate selection of the CDIL's Discrete Semiconductor Device(s) best suited for application in your product(s) as per your requirement. It is recommended that you completely review our Data Sheet(s) so as to confirm that the Device(s) meet functionality parameters for your application. The information furnished in the Data Sheet and on the CDIL Web Site/CD are believed to be accurate and reliable. CDIL however, does not assume responsibility for inaccuracies or incomplete information. Furthermore, CDIL does not assume liability whatsoever, arising out of the application or use of any CDIL product; neither does it convey any license under its patent rights nor rights of others. These products are not designed for use in life saving/support appliances or systems. CDIL customers selling these products (either as individual Discrete Semiconductor Devices or incorporated in their end products), in any life saving/support appliances or systems or applications do so at their own risk and CDIL will not be responsible for any damages resulting from such sale(s).

CDIL strives for continuous improvement and reserves the right to change the specifications of its products without prior notice.



CDIL is a registered Trademark of
Continental Device India Pvt. Limited
C-120 Naraina Industrial Area, New Delhi 110 028, India.
Telephone + 91-11-2579 6150, 4141 1112 Fax + 91-11-2579 5290, 4141 1119
e-mail sales@cdil.com www.cdil.com
CIN No. U32109DL1964PLC004291